

DE920000059US1 Thomas J. Mauro 09/900407

- 2 -

**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings of claims in the application.

**LISTING OF CLAIMS:**

What is claimed is:

- 1
- 2    1.    (Cancelled)
- 3    2.    (Cancelled)
- 4    3.    (Cancelled)
- 5    4.    (Cancelled)
- 6    5.    (Cancelled)
- 7    6.    (Cancelled)
- 8    7.    (Cancelled)
- 9    8.    (Cancelled)
- 10   9.    (Cancelled)
- 11   10.   (Cancelled)
- 12   11.   (Cancelled)
- 13   12.   (Cancelled)
- 14   13.   (Cancelled)
- 15   14.   (Cancelled)
- 16   15.   (Cancelled)
- 17   16.   (Cancelled)
- 18   17.   (Currently Amended) A device for parameter independent buffer underrun prevention in a data communication system comprising a buffer for compensating for a difference in the rate of flow of data having an write port for writing data into said buffer and a read port for reading data from said buffer, said device comprising:  
19               a memory unit for storing a predetermined delay time,  
20               a counter for measuring said predetermined delay time,

DE920000059US1 Thomas J. Mauro 09/900407

- 3 -

**IBM**

2       a signal generator for generating a signal  
3       enabling read access to said buffer after said delay  
4       time has passed,

4       means for determining the length of a time  
5       gap between the completion of writing data into said  
6       buffer and completion of reading data from said  
1       buffer,

2       a computing unit for decreasing the length of  
3       said predetermined delay time by a first value if the  
4       length of said time gap is larger than a specified  
5       tolerance value, and

1

2       wherein said computing unit increases the length of said  
3       predetermined delay time by a second value if the  
4       length of said time gap is smaller than said specified  
5       tolerance value.

6

7       further comprising means for storing the decreased or  
8       increased length of said predetermined delay in said  
1       memory unit, and

2       wherein in said data communication system data packets of  
3       varying size are written into and read from said buffer  
4       and said data packets are classified according to their  
5       size into different packet classes, the device further  
6       comprising a first input port for receiving a class  
7       signal specifying said particular packet class and  
8       additional memory units for storing a designated  
1       predetermined delay time for each packet class,  
2       and further comprising a second input port for receiving an  
3       end-of-read signal signaling the instant of time when  
4       only a specified number of cycles are left before all  
      data are read from said buffer,

-3-

DE920000059US1 Thomas J. Mauro 09/900407

- 4 -



and further comprising a third input port for receiving a write signal signaling when data are written into said buffer, and

1       The device according to claim 16, wherein said means for  
2        determining the length of said time gap between the  
3        completion of writing data into said buffer and  
1        completion of reading data from said buffer is formed  
2        by a logical unit determining whether or not said  
3        end-of-read signal occurs while said write signal is  
4        still signaling that data are written into said buffer.

5

6

7       18. (Cancelled)  
1       19. (Cancelled)  
2       20. (Cancelled)  
2       21. (Cancelled)  
3       22. (Cancelled)  
4       23. (Cancelled)  
5       24. (Cancelled)  
6       25. (Cancelled)  
1       26. (Cancelled)  
1       27. (Cancelled)

2

3

4

5

6

7

8

1

2

3